Logic Minimization Algorithms for VLSI Synthesis (Kluwer International Series in Engineering and Computer Science)

401.03 SGD
会員価格
360.93
English

Product Description

The fruits of this investigation were surprisingly abundant: it was apparent from an initial implementation of recursive logic minimiza­ tion (ESPRESSO-I) that, if we merged our new results into a two-level minimization program, an important step forward in automatic logic synthesis could result.

Available to Order

Usually dispatches within 3-4 weeks

While every attempt has been made to ensure stock availability, occasionally we may run out of stock at our stores.

ご注文金額 50.00SGD以上で国内送料無料

Discount is applied at checkout.

Recently Viewed Items

Related Products